Share Email Print

Proceedings Paper

Concurrent design rule, OPC and process optimization in EUV Lithography (Conference Presentation)

Paper Abstract

Design rule for advanced logic node is optimized together with EUV NXE 3400 wafer data and OPC performance. Imaging parameters such as SMO source, dose sensitivity, MEEF and other are considered in defining the pattern fidelity and associated design rules. In addition, positive tone development (PTD) process employing Dark Field (DF) EUV mask and negative tone development (NTD) process using Bright Field (BF) mask are included in the scope. Key differences between PTD and NTD process will be discussed from the perspective of fundamental imaging, OPC and lithography process. At last, stochastic effect will be evaluated on the key design rules such as tip- to-tip, tip-to-line, width/space etc.

Paper Details

Date Published: 25 March 2020
Proc. SPIE 11328, Design-Process-Technology Co-optimization for Manufacturability XIV, 1132804 (25 March 2020);
Show Author Affiliations
Dongbo Xu, imec (Belgium)
Werner Gillijns, imec (Belgium)
Ling Ee Tan, imec (Belgium)
Jae Uk Lee, imec (Belgium)
Ryoung-Han Kim, imec (Belgium)

Published in SPIE Proceedings Vol. 11328:
Design-Process-Technology Co-optimization for Manufacturability XIV
Chi-Min Yuan, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?