Share Email Print
cover

Proceedings Paper

Isotropic plasma free Si trim for FinFET to GAA device architectures (Conference Presentation)
Author(s): Subhadeep Kal; Yusuke Oniki; Cheryl Alix; Karine Kenis; Efrain Altamirano-Sánchez; Naoto Horiguchi; Frank Holsteyns; Yusuke Muraki; Daniel Chanemougame; Aelan Mosden; Kaushik Kumar; Peter Biolsi; Trace Hurd

Paper Abstract

R&D on transistor fabrication and scaling for current and future technology nodes involves various 3D-device architectures like the established finFET (fin “Field Effect Transistor”), and newer architectures like GAA (Gate All Around) which may include VFET (vertical FET), CFET (complimentary FET), etc. These new architectures are being investigated as potential solutions to enable further CMOS area and performance scaling and continue Moore’s law. Typically node to node area scaling is achieved through pitch reduction of critical layers such as contacted poly pitch (CPP) and fin pitch in FEOL, and Mx pitch in the BEOL. For such advanced nodes, at the device level, the CPP reduction translates to a stronger drive for shorter gate length (Lg) and so, for improved electrostatics control (Ion, Ioff, Tinv, etc.). Integration schemes for such advanced 3D architectures must deliver excellent process control and uniformity, especially for critical device features such as gate length and channel dimensions, and demand self-aligned multi-patterning schemes to address edge-placement accuracy, overlay, multiple mask sets, etc. A frequently encountered etch step in such integration schemes is the trimming of Si features made of mono, polycrystalline, or amorphous Si. Some key applications are listed here: fin trimming for (1) lateral transport finFET and for (2) vertical transport VFET, (3) final gate trim for lateral transport finFET, GAA/CFET, etc. (4) amorphous gate mandrel trim for lateral transport FETs (multi-patterning).

Paper Details

Date Published: 24 March 2020
PDF
Proc. SPIE 11329, Advanced Etch Technology for Nanopatterning IX, 113290Q (24 March 2020); doi: 10.1117/12.2550539
Show Author Affiliations
Subhadeep Kal, TEL Technology Ctr., America, LLC (United States)
Yusuke Oniki, imec (Belgium)
Cheryl Alix, TEL Technology Ctr., America, LLC (United States)
Karine Kenis, imec (Belgium)
Efrain Altamirano-Sánchez, imec (Belgium)
Naoto Horiguchi, imec (Belgium)
Frank Holsteyns, imec (Belgium)
Yusuke Muraki, TEL Technology Ctr., America, LLC (United States)
Daniel Chanemougame, TEL Technology Ctr., America, LLC (United States)
Aelan Mosden, TEL Technology Ctr., America, LLC (United States)
Kaushik Kumar, TEL Technology Ctr., America, LLC (United States)
Peter Biolsi, TEL Technology Ctr., America, LLC (United States)
Trace Hurd, TEL Technology Ctr., America, LLC (United States)


Published in SPIE Proceedings Vol. 11329:
Advanced Etch Technology for Nanopatterning IX
Richard S. Wise; Catherine B. Labelle, Editor(s)

© SPIE. Terms of Use
Back to Top
PREMIUM CONTENT
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?
close_icon_gray