Share Email Print
cover

Proceedings Paper • new

Design of communication between FPGA and microcontroller for experimental imager LAPAN-A4
Author(s): Gafur Hasan Zam Bahari; . Khairunnisa; A. Hadi Syafrudin
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

The fourth generation of LAPAN satellite will employ Experimental LAPAN Line Imager for Space Application (ELLISA) for its mission on earth observation. In developing the imager, embedded systems like microcontroller and FPGA (field-programmable gate array) are utilized as interface and timing control, respectively. FPGA controls CCD (charge-coupled device) and ADC (analog-to-digital converter) timings and alters the data from CCD format to Camera Link format. Microcontroller, as an interface, handles command from users and other subsystems. Communication system is established between the two devices in order to transfer and translate incoming data from/to the subsystems and user. In this paper, a customized communication design has been successfully implemented between the microcontroller and FPGA for ELLISA development. This communication design can be realized on microcontroller with simple features.

Paper Details

Date Published: 24 December 2019
PDF: 7 pages
Proc. SPIE 11372, Sixth International Symposium on LAPAN-IPB Satellite, 113721T (24 December 2019); doi: 10.1117/12.2541727
Show Author Affiliations
Gafur Hasan Zam Bahari, Indonesian National Institute of Aeronautics and Space (Indonesia)
. Khairunnisa, Indonesian National Institute of Aeronautics and Space (Indonesia)
A. Hadi Syafrudin, Indonesian National Institute of Aeronautics and Space (Indonesia)


Published in SPIE Proceedings Vol. 11372:
Sixth International Symposium on LAPAN-IPB Satellite
Yudi Setiawan; Lilik Budi Prasetyo; Tien Dat Pham; Kasturi Devi Kanniah; Yuji Murayama; Kohei Arai; Gay Jane P. Perez, Editor(s)

© SPIE. Terms of Use
Back to Top