Share Email Print

Proceedings Paper

High-speed systolic architectures for median-type filtering
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

A new efficient parallel algorithm and an architecture for order statistic, weighted order statistic and stack filters are suggested in this paper. This design is based on coding the order relations between input samples within the filter's window by so called binary ordering P-matrices. A simple scheme utilized in the design allows to update the current binary matrix from the previous one using just one parallel step of comparisons and simple, regular bit shifts. The architecture of the design is simple and suits well for implementation in systolic arrays. It is unified for all the above filters meaning that in all the cases the structure is the same and only one block, the output former, is different for each of these filters.

Paper Details

Date Published: 8 October 1996
PDF: 10 pages
Proc. SPIE 2823, Statistical and Stochastic Methods for Image Processing, (8 October 1996); doi: 10.1117/12.253461
Show Author Affiliations
Jaakko T. Astola, Tampere Univ. of Technology (Finland)
David Zaven Gevorkian, Tampere Univ. of Technology (Finland)

Published in SPIE Proceedings Vol. 2823:
Statistical and Stochastic Methods for Image Processing
Edward R. Dougherty; Francoise J. Preteux; Jennifer L. Davidson, Editor(s)

© SPIE. Terms of Use
Back to Top