Share Email Print

Proceedings Paper

Novel pattern-centric solution for high performance 3D NAND VIA dishing metrology
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

The 3D NAND (three-dimensional NAND type) has rapidly become the standard technology for enterprise flash memories, and is also gaining widespread use in other applications. Continued manufacturing process improvements are essential in delivering memory devices with higher I/O performance, higher bit density, and lower cost. Current 3D NAND technology involves process steps that form array and peripheral CMOS (Complementary Metal-Oxide-Semiconductor) regions side-by-side, resulting in waste of silicon real estate and film stress compromises, and limits the paths of making advanced 3D NAND devices. An innovative architecture was invented to overcome these challenges by connecting two wafers electrically through millions of metal VIAs (Vertical Interconnect Access) simultaneously across the whole wafer in one process step [1]. A highly accurate and efficient metrology is required to monitor the VIA interface due to the increased process complexity and precision requirements. With the advanced processing of AFM (Atomic Force Microscopy) images, highly accurate and precise measurements have been achieved. An inline pattern-centric metrology solution that is designed for high volume mass production of high-performance 3D NAND is presented in this paper.

Paper Details

Date Published: 20 March 2019
PDF: 6 pages
Proc. SPIE 10962, Design-Process-Technology Co-optimization for Manufacturability XIII, 1096217 (20 March 2019); doi: 10.1117/12.2524569
Show Author Affiliations
Sicong Wang, Yangtze Memory Technologies Co., Ltd. (China)
Jian Mi, Yangtze Memory Technologies Co., Ltd. (China)
Abhishek Vikram, Anchor Semiconductor, Inc. (United States)
Gao Xu, Anchor Semiconductor, Inc. (China)
Guojie Cheng, Anchor Semiconductor, Inc. (China)
Liming Zhang, Anchor Semiconductor, Inc. (China)
Pan Liu, Anchor Semiconductor, Inc. (China)

Published in SPIE Proceedings Vol. 10962:
Design-Process-Technology Co-optimization for Manufacturability XIII
Jason P. Cain, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?