Share Email Print

Proceedings Paper

Self-aligned fin cut last patterning scheme for fin arrays of 24nm pitch and beyond
Author(s): S. Baudot; A. Soussou; A. P. Milenin; T. Hopf; S. Wang; P. Weckx; B. Vincent; J. Ervin; S. Demuynck
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

In 5 nm FinFET technology and beyond, SRAM cell size reduction to 6 tracks is required with a fin pitch of 24 nm. Fin depopulation is mandatory to enable the area scaling, but it becomes challenging at small pitches. In the first part, each process flow is simulated in order to obtain a 3D model of a FinFET SRAM device. Layout dependent effects on silicon and process non-idealities are characterized in a second part and used to calibrate the 3D model. In the third part, a process sensitivity analysis is conducted to compare the impact of overlay and CD variations on various options.

Paper Details

Date Published: 25 March 2019
PDF: 7 pages
Proc. SPIE 10960, Advances in Patterning Materials and Processes XXXVI, 109600N (25 March 2019); doi: 10.1117/12.2514927
Show Author Affiliations
S. Baudot, IMEC (Belgium)
A. Soussou, COVENTER (France)
A. P. Milenin, IMEC (Belgium)
T. Hopf, IMEC (Belgium)
S. Wang, IMEC (Belgium)
P. Weckx, IMEC (Belgium)
B. Vincent, COVENTOR (France)
J. Ervin, COVENTOR (France)
S. Demuynck, IMEC (Belgium)

Published in SPIE Proceedings Vol. 10960:
Advances in Patterning Materials and Processes XXXVI
Roel Gronheid; Daniel P. Sanders, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?