Share Email Print
cover

Proceedings Paper

A porous Ge/Si interface layer for defect-free III-V multi-junction solar cells on silicon
Author(s): Youcef A. Bioud; Meghan N. Beattie; Abderraouf Boucherif; Mourad Jellit; Romain Stricher; Serge Ecoffey; Gilles Patriarche; David Troadec; Ali Soltani; Nadi Braidy; Matthew Wilkins; Christopher E. Valdivia; Karin Hinzer; Dominique Drouin; Richard Arès
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

III-V solar cell cost reduction and direct III-V/Si integration can both be realized by depositing a thin layer of high-quality Ge on relatively low-cost Si substrates. However, direct epitaxial growth of Ge on Si substrates is difficult due to the 4% lattice mismatch between the film and the substrate. Threading dislocations (TDs) introduced within the Ge layer have a detrimental effect on device performances. The goal of this research is to address the perennial need to minimize the defect density of Ge epilayers grown on a Si substrate. We seek to accommodate the effects of the lattice mismatch by introducing a porous Si interface layer to intercept dislocations and prevent them from reaching the active layers of the device. The porous Si layer is formed through dislocation-selective electrochemical deep etching and thermal annealing. The porous layer created beneath the top Ge layer can both act as dislocation traps and as a soft compliant substrate, which displays high flexibility. Transmission electron microscopy (TEM) analysis of the Ge/porous Si interface shows that the lattice mismatch strain of the Ge films was almost relaxed. The surface roughness of this modified Ge/Si substrate has been reduced using chemical mechanical polishing (CMP) process to fulfil the requirements for epitaxy of III-V alloys. Finally, we present simulation results exploring the effect of threading dislocations on device performance.

Paper Details

Date Published: 27 February 2019
PDF: 8 pages
Proc. SPIE 10913, Physics, Simulation, and Photonic Engineering of Photovoltaic Devices VIII, 109130T (27 February 2019); doi: 10.1117/12.2511080
Show Author Affiliations
Youcef A. Bioud, LN2, CNRS, 3IT, Univ. de Sherbrooke (Canada)
Meghan N. Beattie, Univ. of Ottawa (Canada)
Abderraouf Boucherif, LN2, CNRS, 3IT, Univ. de Sherbrooke (Canada)
Mourad Jellit, LN2, CNRS, 3IT, Univ. de Sherbrooke (Canada)
Romain Stricher, LN2, CNRS, 3IT, Univ. de Sherbrooke (Canada)
Serge Ecoffey, LN2, CNRS, 3IT, Univ. de Sherbrooke (Canada)
Gilles Patriarche, Ctr. de Nanosciences et de Nanotechnologies, CNRS, Univ. Paris-Sud, Univ. Paris-Saclay (France)
David Troadec, Univ. of Lille, CNRS, Centrale Lille, ISEN, Univ. Valenciennes (France)
Ali Soltani, LN2, CNRS, 3IT, Univ. de Sherbrooke (Canada)
Nadi Braidy, LN2, CNRS, 3IT, Univ. de Sherbrooke (Canada)
Matthew Wilkins, Univ. of Ottawa (Canada)
Christopher E. Valdivia, Univ. of Ottawa (Canada)
Karin Hinzer, Univ. of Ottawa (Canada)
Dominique Drouin, LN2, CNRS, 3IT, Univ. de Sherbrooke (Canada)
Richard Arès, LN2, CNRS, 3IT, Univ. de Sherbrooke (Canada)


Published in SPIE Proceedings Vol. 10913:
Physics, Simulation, and Photonic Engineering of Photovoltaic Devices VIII
Alexandre Freundlich; Laurent Lombez; Masakazu Sugiyama, Editor(s)

© SPIE. Terms of Use
Back to Top
PREMIUM CONTENT
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?
close_icon_gray