Share Email Print

Proceedings Paper

Particle reduction study at interlayer dielectric deposition
Author(s): Anda McAfee; Mercedes Jacobs; Robert Hiatt
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

Experiments were carried out to characterize and reduce defectivity at interlayer dielectric (ILD) deposition on a chemical vapor deposition (CVD) reactor. There was evidence that some of the yield limiting defects for product originated from ILD deposition. Several approaches were taken to address this problem. Film thickness dependence, plasma extinguishing techniques, and in-situ cleans were investigated. Film thickness was a concern because a new ILD process requiring a thicker film had been implemented in conjunction with chemical mechanical polishing (CMP). It was found that particle size tends to increase with increasing film thickness. A literature search disclosed a recommended procedure for reducing particles based on a plasma extinguishing technique that effectively levitated particles before flushing them from the chamber. This technique was evaluated with inconclusive results. Through the course of the study it was found that the in-situ clean times had the largest effect on defectivity. Non-optimized in-situ cleans caused higher particle counts. An internally manufactured optical endpoint detector was used to optimize cleans. Recent work compares the traditional two-step in-situ clean to a single-step clean. Two equipment configurations and clean gas combinations were tested. Results document improvements in particle performance and throughput.

Paper Details

Date Published: 13 September 1996
PDF: 9 pages
Proc. SPIE 2876, Process, Equipment, and Materials Control in Integrated Circuit Manufacturing II, (13 September 1996); doi: 10.1117/12.250908
Show Author Affiliations
Anda McAfee, Motorola (United States)
Mercedes Jacobs, Motorola (United States)
Robert Hiatt, Motorola (United States)

Published in SPIE Proceedings Vol. 2876:
Process, Equipment, and Materials Control in Integrated Circuit Manufacturing II
Armando Iturralde; Te-Hua Lin, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?