Share Email Print

Proceedings Paper

High-speed custom VLSI DSP systems
Author(s): Jonathon D. Mellot; Michael P. Lewis
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

In this paper we examine the use of a recent innovation, called the logarithmic residue number system or LRNS, as an alternative to conventional DSP processors for implementing multiply-accumulate operations. We have fabricated a custom VLSI processor based upon this technology that is capable of providing substantial acceleration of vector arithmetic operations, convolution, correlation, and Fourier transforms in a relatively small, fast processor core when compared with implementations based on conventional arithmetic. The constituent arithmetic elements can be used as standard cells to implement application specific DSP designs.

Paper Details

Date Published: 7 June 1996
PDF: 12 pages
Proc. SPIE 2750, Digital Signal Processing Technology, (7 June 1996); doi: 10.1117/12.241986
Show Author Affiliations
Jonathon D. Mellot, Univ. of FLorida and The Athena Group (United States)
Michael P. Lewis, The Athena Group (United States)

Published in SPIE Proceedings Vol. 2750:
Digital Signal Processing Technology
Joseph Picone, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?