Share Email Print

Proceedings Paper

Cutting-edge CMP modeling for front-end-of-line (FEOL) and full stack hotspot detection for advanced technologies
Author(s): Ushasree Katakamsetty; Jiansheng Jansen Chee; Yongfu Li; Chiu Wing Hui; Yaodong Huang; Ernesto Gene de la Garza
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

As process technology scales down, the number of Chemical Mechanical Polishing (CMP) processes and steps used in chip manufacturing are increasing exponentially. Shrinking process margins increase the risk of excessive metal or oxide thickness or topography variations, causing potential yield problems such as dishing, erosion, resist lifting or printability issues.

Present DFM CMP modeling and applications mainly focus on the hotspot detection and fixing methodology for the Back-End-Of-Line (BEOL) layers [1]. Today, the present methodology is no longer sufficient to eliminate all the CMP related manufacturing defects. There is a strong demand for STI, poly and contact silicon calibrated CMP models to predict and fix the related CMP hotspots.

Shallow Trench Isolation (STI) and Poly CMP planarity is very critical in advanced technologies with Diffusion layer FIN structures and Replacement Metal Gate Process flow [2]. Gate uniformity after CMP will improve device performance, reduce CMP defects and increases the yield. Contact (Tungsten) CMP polishing is another important step that defines contact planarity, which will influence metal layer CMP planarization [3].

This paper will discuss design dependent CMP variations for STI, Poly and Contact CMP steps and showcase the importance of FEOL CMP modeling. We present the methodology for Silicon calibrated STI CMP, Poly and Contact CMP models and the applications of FEOL CMP models in CMP dishing and erosion hotspot analysis. We also present FEOL plus BEOL multi stack CMP simulations applications and provide design guidelines to fix CMP hotspots.

Paper Details

Date Published: 28 March 2017
PDF: 8 pages
Proc. SPIE 10148, Design-Process-Technology Co-optimization for Manufacturability XI, 101480Q (28 March 2017); doi: 10.1117/12.2262076
Show Author Affiliations
Ushasree Katakamsetty, GLOBALFOUNDRIES Singapore (Singapore)
Jiansheng Jansen Chee, GLOBALFOUNDRIES Singapore (Singapore)
Yongfu Li, GLOBALFOUNDRIES Singapore (Singapore)
Chiu Wing Hui, GLOBALFOUNDRIES Singapore (Singapore)
Yaodong Huang, GLOBALFOUNDRIES Singapore (Singapore)
Ernesto Gene de la Garza, GLOBALFOUNDRIES (United States)

Published in SPIE Proceedings Vol. 10148:
Design-Process-Technology Co-optimization for Manufacturability XI
Luigi Capodieci; Jason P. Cain, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?