Share Email Print

Proceedings Paper

Impact of materials engineering on edge placement error (Conference Presentation)
Author(s): Regina Freed; Uday Mitra; Ying Zhang

Paper Abstract

Transistor scaling has transitioned from wavelength scaling to multi-patterning techniques, due to the resolution limits of immersion of immersion lithography. Deposition and etch have enabled scaling in the by means of SADP and SAQP. Spacer based patterning enables extremely small linewidths, sufficient for several future generations of transistors. However, aligning layers in Z-direction, as well as aligning cut and via patterning layers, is becoming a road-block due to global and local feature variation and fidelity. This presentation will highlight the impact of deposition and etch on this feature alignment (EPE) and illustrate potential paths toward lowering EPE using material engineering.

Paper Details

Date Published: 27 April 2017
PDF: 1 pages
Proc. SPIE 10149, Advanced Etch Technology for Nanopatterning VI, 1014905 (27 April 2017); doi: 10.1117/12.2261107
Show Author Affiliations
Regina Freed, Applied Materials, Inc. (United States)
Uday Mitra, Applied Materials, Inc. (United States)
Ying Zhang, Applied Materials, Inc. (United States)

Published in SPIE Proceedings Vol. 10149:
Advanced Etch Technology for Nanopatterning VI
Sebastian U. Engelmann, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?