Share Email Print

Proceedings Paper

Identification and sensitivity analysis of a correlated ground rule system (design arc)
Author(s): Eric Eastman; Dureseti Chidambarrao; Werner Rausch; Rasit O. Topaloglu; Dongbing Shao; Ravikumar Ramachandran; Matthew Angyal
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

We demonstrate a tool which can function as an interface between VLSI designers and process-technology engineers throughout the Design-Technology Co-optimization (DTCO) process. This tool uses a Monte Carlo algorithm on the output of lithography simulations to model the frequency of fail mechanisms on wafer. Fail mechanisms are defined according to process integration flow: by Boolean operations and measurements between original and derived shapes. Another feature of this design rule optimization methodology is the use of a Markov-Chain-based algorithm to perform a sensitivity analysis, the output of which may be used by process engineers to target key process-induced variabilities for improvement. This tool is used to analyze multiple Middle-Of-Line fail mechanisms in a 10nm inverter design and identify key process assumptions that will most strongly affect the yield of the structures. This tool and the underlying algorithm are also shown to be scalable to arbitrarily complex geometries in three dimensions. Such a characteristic which is becoming more important with the introduction of novel patterning technologies and more complex 3-D on-wafer structures.

Paper Details

Date Published: 4 April 2017
PDF: 11 pages
Proc. SPIE 10148, Design-Process-Technology Co-optimization for Manufacturability XI, 101480I (4 April 2017); doi: 10.1117/12.2258002
Show Author Affiliations
Eric Eastman, IBM Corp. (United States)
Rensselaer Polytechnic Institute (United States)
Dureseti Chidambarrao, IBM Corp. (United States)
Werner Rausch, IBM Corp. (United States)
Rasit O. Topaloglu, IBM Corp. (United States)
Dongbing Shao, IBM Corp. (United States)
Ravikumar Ramachandran, IBM Corp. (United States)
Matthew Angyal, IBM Corp. (United States)

Published in SPIE Proceedings Vol. 10148:
Design-Process-Technology Co-optimization for Manufacturability XI
Luigi Capodieci; Jason P. Cain, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?