Share Email Print

Proceedings Paper

Design space sampling using hierarchical clustering of patterns on a full chip
Author(s): Andrey Lutich
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

This research considers problem of sampling design space of a given physical design layout. More specifically, it deals with extraction of a set of characteristic design patterns evenly distributed within design space occupied by the layout. The methodology reported here is capable of condensing large design layouts comprised of billions of patterns to few tens of representative cases fulfilling needs of process development and process monitoring in a semiconductor manufacturing facility as well as for OPC and process compensation setup. Patterns extracted by this method include both patterns having high representation in the incoming design and anomalous configurations. In the case study we have sampled design space of a 22FDX test chip with 40 mm2 area on a contact layer. Incoming design layout comprised of 763.6 million patterns has been condensed to 61 patterns that contained all anticipated design configurations as well as a couple of unexpected findings. Extractions of compact pattern representations and multi-step hierarchical clustering method enabling full chip execution (106-1010 patterns) are discussed here in detail.

Paper Details

Date Published: 28 March 2017
PDF: 11 pages
Proc. SPIE 10148, Design-Process-Technology Co-optimization for Manufacturability XI, 101480T (28 March 2017); doi: 10.1117/12.2257988
Show Author Affiliations
Andrey Lutich, GLOBALFOUNDRIES Dresden Module Two, GmbH & Co. KG (Germany)

Published in SPIE Proceedings Vol. 10148:
Design-Process-Technology Co-optimization for Manufacturability XI
Luigi Capodieci; Jason P. Cain, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?