Share Email Print
cover

Proceedings Paper

Recent advances in low-power CMOS-coherent digital-signal-processing (DSP) technologies (Conference Presentation)
Author(s): Osamu Ishida; Atul K. Srivastava

Paper Abstract

This invited talk reviews recent technology advances in our three generations of low-power CMOS coherent digital signal processor (DSP) implemented with 40, 20, and 16-nm CMOS technologies, with highlights on its functional integration, adaptation, and design optimization for power-efficiency CMOS DSP implementation. The latest 16-nm third-generation (Gen3) DSP implementation achieves sub-10-watt per 100 Gb/s coherent transmission in both 100G DP-QPSK and 200G DP-16QAM transport modes for the first time, and experimentally confirms its trade-off between transmission performance and power dissipations.

Paper Details

Date Published: 26 April 2017
PDF: 1 pages
Proc. SPIE 10130, Next-Generation Optical Communication: Components, Sub-Systems, and Systems VI, 101300I (26 April 2017);
Show Author Affiliations
Osamu Ishida, NTT Electronics Corp. (Japan)
Atul K. Srivastava, NEL America, Inc. (United States)


Published in SPIE Proceedings Vol. 10130:
Next-Generation Optical Communication: Components, Sub-Systems, and Systems VI
Guifang Li; Xiang Zhou, Editor(s)

© SPIE. Terms of Use
Back to Top
PREMIUM CONTENT
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?
close_icon_gray