Share Email Print

Proceedings Paper

Standard cell pin access and physical design in advanced lithography
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

Standard cell pin access has become one of the most challenging issues for the back-end physical design in sub-14nm technology nodes due to increased pin density, limited number of routing tracks, and complex DFM rules/constraints from multiple patterning lithography. The standard cell I/O pin access problem is very difficult also because the access points of each pin are limited and they interfere with each other. There have been several studies across various standard cell and physical design stages, including standard cell pin access optimization, placement mitigation and routing planning, to achieve overall pin access optimization. In this paper, we will introduce a holistic approach across different design stages to deal with the pin access issue while accommodating the complex DFM constraints in advanced lithography.

Paper Details

Date Published: 15 March 2016
PDF: 13 pages
Proc. SPIE 9780, Optical Microlithography XXIX, 97800P (15 March 2016); doi: 10.1117/12.2222289
Show Author Affiliations
Xiaoqing Xu, The Univ. of Texas at Austin (United States)
Brian Cline, ARM Inc. (United States)
Greg Yeric, ARM Inc. (United States)
David Z. Pan, The Univ. of Texas at Austin (United States)

Published in SPIE Proceedings Vol. 9780:
Optical Microlithography XXIX
Andreas Erdmann; Jongwook Kye, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?