Share Email Print

Proceedings Paper

An improved method for characterizing photoresist lithographic and defectivity performance for sub-20nm node lithography
Author(s): Gilles Amblard; Sara Purdy; Ryan Cooper; Marjory Hockaday
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

The overall quality and processing capability of lithographic materials are critical for ensuring high device yield and performance at sub-20nm technology nodes in a high volume manufacturing environment. Insufficient process margin and high line width roughness (LWR) cause poor manufacturing control, while high defectivity causes product failures.

In this paper, we focus on the most critical layer of a sub-20nm technology node LSI device, and present an improved method for characterizing both lithographic and post-patterning defectivity performance of state-of-the-art immersion photoresists. Multiple formulations from different suppliers were used and compared. Photoresists were tested under various process conditions, and multiple lithographic metrics were investigated (depth of focus, exposure dose latitude, line width roughness, etc.). Results were analyzed and combined using an innovative approach based on advanced software, providing clearer results than previously available. This increased detail enables more accurate performance comparisons among the different photoresists. Post-patterning defectivity was also quantified, with defects reviewed and classified using state-of-the-art inspection tools.

Correlations were established between the lithographic and post-patterning defectivity performances for each material, and overall ranking was established among the photoresists, enabling the selection of the best performer for implementation in a high volume manufacturing environment.

Paper Details

Date Published: 25 March 2016
PDF: 8 pages
Proc. SPIE 9779, Advances in Patterning Materials and Processes XXXIII, 97790U (25 March 2016); doi: 10.1117/12.2219375
Show Author Affiliations
Gilles Amblard, Samsung Austin Semiconductor LLC (United States)
Sara Purdy, Samsung Austin Semiconductor LLC (United States)
Ryan Cooper, Samsung Austin Semiconductor LLC (United States)
Marjory Hockaday, Samsung Austin Semiconductor LLC (United States)

Published in SPIE Proceedings Vol. 9779:
Advances in Patterning Materials and Processes XXXIII
Christoph K. Hohle; Rick Uchida, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?