Share Email Print

Proceedings Paper

Prevention of auto-doping-induced threshold voltage shifts
Author(s): Tony T. Phan; Jerry T. Healey; William R. Kent
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

The maintenance of consistent transistor threshold voltages is critical to the optimal performance of modern microelectronic devices. Such devices frequently have two levels of polysilicon. The doping processes associated with each polysilicon layer results in a series of highly doped structures on the surface of the wafer. Because they are exposed during subsequent thermal processes, these doped structures can also result in unintended auto-doping of associated regions on the wafer's surface. Such auto-doping can cause threshold voltage variation and is highly undesirable. This paper describes a problem encountered with a 0.8 micron double-level metal, double-level polysilicon device which exhibited erratic lot-to-lot threshold voltage variation. The device featured transistors on both levels of polysilicon, but only the second- level devices displayed the threshold voltage shift. It was postulated the voltage shift resulted from an auto-doping phenomenon caused by Phosphorous out-gassing from the doped first level of polysilicon as well as from the doped backside of the wafer. A series of experiments were conducted to confirm this hypothesis. In addition, the development of a process modification involving a barrier oxide which eliminated the auto-doping is presented. This process modification is robust, reliable, and has resulted in uniform lot-to-lot threshold voltages and improved yield.

Paper Details

Date Published: 22 September 1995
PDF: 9 pages
Proc. SPIE 2635, Microelectronic Manufacturing Yield, Reliability, and Failure Analysis, (22 September 1995); doi: 10.1117/12.221444
Show Author Affiliations
Tony T. Phan, Motorola (United States)
Jerry T. Healey, Motorola (United States)
William R. Kent, Motorola (United States)

Published in SPIE Proceedings Vol. 2635:
Microelectronic Manufacturing Yield, Reliability, and Failure Analysis
Gopal Rao; Massimo Piccoli, Editor(s)

© SPIE. Terms of Use
Back to Top