Share Email Print

Proceedings Paper

Reconfigurable processor for a data-flow video processing system
Author(s): Edward K. Acosta; V. Michael Bove Jr.; John A. Watlington; Ross A. Yu
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

The Cheops system is a compact, modular platform developed at the MIT Media Laboratory for acquisition, processing, and display of digital video sequences and model-based representations of moving scenes, and is intended as both a laboratory tool and a prototype architecture for future programmable video decoders. Rather than using a set of basic, computationally intensive stream operations that may be performed in parallel and embodies them in specialized hardware. However, Cheops incurs a substantial performance degradation when executing operations for which no specialized processor exists. We have designed a new reconfigurable processor that combines the speed of special purpose stream processors with the flexibility of general-purpose computing as a solution to the problem. Two SRAM based field-programmable gate arrays are used in conjunction with a Power PC 603 processor to provide a flexible computational substrate, which allows algorithms to be mapped to a combination of software and dedicated hardware within the data-flow paradigm. We review the Cheops system architecture, describe the hardware design of the reconfigurable processor, explain the software environment developed to allow dynamic reconfiguration of the device, and report on its performance.

Paper Details

Date Published: 19 September 1995
PDF: 9 pages
Proc. SPIE 2607, Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing, (19 September 1995); doi: 10.1117/12.221348
Show Author Affiliations
Edward K. Acosta, MIT Media Lab. (United States)
V. Michael Bove Jr., MIT Media Lab. (United States)
John A. Watlington, MIT Media Lab. (United States)
Ross A. Yu, MIT Media Lab (United States)

Published in SPIE Proceedings Vol. 2607:
Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing
John Schewel, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?