Share Email Print

Proceedings Paper

Testability analysis for crosstalk faults in VLSI circuits by using binary decision diagrams
Author(s): Zhongliang Pan; Ling Chen
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

As the increase of circuit density and switching speed, the crosstalk faults may arise in the adjacent signal lines of VLSI circuits, which are the interference effects caused by parasitic inductance and capacitance coupling. The crosstalk delay fault is one of the crosstalk faults, it may create the additional delay in the circuit, thus it may result in the unexpected time sequence and logic function errors. In this paper, a new approach is presented for the testability analysis of crosstalk delay faults, the approach can decide whether there are test vectors for a crosstalk delay fault in a circuit. First of all, several binary decision diagrams of a circuit are constructed. Secondly, the testability analysis of crosstalk delay faults is carried out by performing a lot of operations on these binary decision diagrams. One advantage of the approach in this paper is that the test vectors of crosstalk faults can be generated quickly after the testability analysis has been carried out, therefore the approach is able to cut down the test time in comparison with generating the test vectors directly.

Paper Details

Date Published: 3 December 2015
PDF: 5 pages
Proc. SPIE 9794, Sixth International Conference on Electronics and Information Engineering, 979428 (3 December 2015); doi: 10.1117/12.2201140
Show Author Affiliations
Zhongliang Pan, South China Normal Univ. (China)
Ling Chen, South China Normal Univ. (China)

Published in SPIE Proceedings Vol. 9794:
Sixth International Conference on Electronics and Information Engineering
Qiang Zhang, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?