It is commonly recognized that there are three main causes of circuit yield losses: process related problems, design sensitivities, and point defects. Yield losses due to design sensitivity primarily occur during the early development phase of a VLSI circuit. Previous work in eliminating design sensitivities have concentrated on using statistical simulations which is computationally expensive for VLSI circuits with over million transistors. This paper describes an approach to detect design sensitivity using methods of pattern recognition and parsimonious hypothesis formation.

Date Published: 1 January 1990
PDF: 8 pages
Proc. SPIE 1293, Applications of Artificial Intelligence VIII, (1 January 1990); doi: 10.1117/12.21150

Published in SPIE Proceedings Vol. 1293:
Applications of Artificial Intelligence VIII
Mohan M. Trivedi, Editor(s)