Share Email Print

Proceedings Paper

FPGA implementation of high-performance QC-LDPC decoder for optical communications
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

Forward error correction is as one of the key technologies enabling the next-generation high-speed fiber optical communications. Quasi-cyclic (QC) low-density parity-check (LDPC) codes have been considered as one of the promising candidates due to their large coding gain performance and low implementation complexity. In this paper, we present our designed QC-LDPC code with girth 10 and 25% overhead based on pairwise balanced design. By FPGAbased emulation, we demonstrate that the 5-bit soft-decision LDPC decoder can achieve 11.8dB net coding gain with no error floor at BER of 10-15 avoiding using any outer code or post-processing method. We believe that the proposed single QC-LDPC code is a promising solution for 400Gb/s optical communication systems and beyond.

Paper Details

Date Published: 7 February 2015
PDF: 6 pages
Proc. SPIE 9388, Optical Metro Networks and Short-Haul Systems VII, 93880P (7 February 2015); doi: 10.1117/12.2080735
Show Author Affiliations
Ding Zou, The Univ. of Arizona (United States)
Ivan B. Djordjevic, The Univ. of Arizona (United States)

Published in SPIE Proceedings Vol. 9388:
Optical Metro Networks and Short-Haul Systems VII
Atul K. Srivastava; Benjamin B. Dingel; Achyut K. Dutta, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?