Share Email Print

Proceedings Paper

Toward new design-rule-check of silicon photonics for automated layout physical verifications
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

A simple analytical model is developed to estimate the power loss and time delay in photonic integrated circuits fabricated using SOI standard wafers. This model is simple and can be utilized in physical verification of the circuit layout to verify its feasibility for fabrication using certain foundry specifications. This model allows for providing new design rules for the layout physical verification process in any electronic design automation (EDA) tool. The model is accurate and compared with finite element based full wave electromagnetic EM solver. The model is closed form and circumvents the need to utilize any EM solver for verification process. As such it dramatically reduces the time of verification process and allows fast design rule check.

Paper Details

Date Published: 27 February 2015
PDF: 7 pages
Proc. SPIE 9367, Silicon Photonics X, 93671K (27 February 2015); doi: 10.1117/12.2078357
Show Author Affiliations
Mohamed Ismail, The American Univ. in Cairo (Egypt)
Raghi S. El Shamy, The American Univ. in Cairo (Egypt)
Kareem Madkour, Mentor Graphics Egypt (Egypt)
Sherif Hammouda, Mentor Graphics Egypt (Egypt)
Mohamed A. Swillam, The American Univ. in Cairo (Egypt)

Published in SPIE Proceedings Vol. 9367:
Silicon Photonics X
Graham T. Reed; Michael R. Watts, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?