Share Email Print

Proceedings Paper

Very large scale integration (VLSI) architectures for video signal processing
Author(s): Peter Pirsch; Winfried Gehrke
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

The paper presents an overview on architectures for VLSI implementations of video compression schemes as specified by standardization committees of the ITU and ISO, focussing on programmable architectures. Programmable video signal processors are classified and specified as homogeneous and heterogeneous processor architectures. Architectures are presented for reported design examples for the literature. Heterogenous processors outperform homogeneous processors because of adaptation to the requirements of special subtasks by dedicated modules. The majority of heterogenous processors incorporate dedicated modules for high performance subtasks of high regularity as DCT and block matching. By normalization to a fictive 1.0 micron CMOS process typical linear relationships between silicon area and through-put rate have been determined for the different architectural styles. This relationship indicated a figure of merit for silicon efficiency.

Paper Details

Date Published: 21 April 1995
PDF: 20 pages
Proc. SPIE 2501, Visual Communications and Image Processing '95, (21 April 1995); doi: 10.1117/12.206782
Show Author Affiliations
Peter Pirsch, Univ. Hannover (Germany)
Winfried Gehrke, Univ. Hannover (Germany)

Published in SPIE Proceedings Vol. 2501:
Visual Communications and Image Processing '95
Lance T. Wu, Editor(s)

© SPIE. Terms of Use
Back to Top