Share Email Print

Proceedings Paper

In-field in-design metrology target integration for advanced CD and overlay process control via DoseMapper and high order overlay correction for 28nm and beyond logic node
Author(s): J. Ducoté; F. Bernard-Granger; B. Le-Gratiet; R. Bouyssou; R. Bianchini; J. C. Marin; M. P. Baron; F. Gardet; T. Devoivre; E. Batail; C. Pouly; D. Gueze; L. Thevenon
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

Current process tool performances are getting significantly enhanced by the adoption of advanced process correction application such as DoseMapper for CD or high order overlay correction for overlay. These process control capabilities need appropriate sampling to be efficient. Usually for in field metrology sampling we used to operate with metrology targets placed inside the scribe lines, however in this case the larger the chip the less scribe lines we have and the less relevant is the intrafield sampling. As ST is an IDM we have the opportunity to share with our design division this process control problematic. Since 45/40nm node we have started to put in place the so-called EMET (Embedded Metrology Target) strategy which consists in in-design metrology targets placement. Initially these targets were placed using tiling tools but it soon appeared to be not efficient and even impossible when we talk about targets involving complex metal stack. This papers talks about our current embedded metrology target strategy which has been adapted to enable appropriate target placement for CD and overlay for all critical layers from active to via/metal’s. Solutions needed to be put in place to (i) keep the circuit safe by using Design Rule clean metrology targets, (ii) be highly visible by the designers by placing targets at chip floor planning definition (iii) be upgradable by enabling target re-designs without impact on chip design version.

Paper Details

Date Published: 10 April 2013
PDF: 10 pages
Proc. SPIE 8681, Metrology, Inspection, and Process Control for Microlithography XXVII, 868136 (10 April 2013); doi: 10.1117/12.2010909
Show Author Affiliations
J. Ducoté, STMicroelectronics (France)
F. Bernard-Granger, STMicroelectronics (France)
B. Le-Gratiet, STMicroelectronics (France)
R. Bouyssou, STMicroelectronics (France)
R. Bianchini, STMicroelectronics (France)
J. C. Marin, STMicroelectronics (France)
M. P. Baron, STMicroelectronics (France)
F. Gardet, STMicroelectronics (France)
T. Devoivre, STMicroelectronics (France)
E. Batail, STMicroelectronics (France)
C. Pouly, STMicroelectronics (France)
D. Gueze, STMicroelectronics (France)
L. Thevenon, STMicroelectronics (France)

Published in SPIE Proceedings Vol. 8681:
Metrology, Inspection, and Process Control for Microlithography XXVII
Alexander Starikov; Jason P. Cain, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?