Share Email Print

Proceedings Paper

A hardware implementation of a levelset algorithm for carotid lumen segmentation in CTA
Author(s): André van der Avoird; Ning Lin; Bram van Ginneken; Rashindra Manniesing
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

This work presents a novel hardware implementation of a levelset algorithm for carotid lumen segmentation in computed tomography. We propose to use a field programmable gate array (FPGA) to iteratively solve the underlying finite difference scheme. A FPGA processor can be programmed to have a dedicated hardware architecture including specific data path and processor core design with different types of parallelizations which is fully tailored and optimized toward its application. The method has been applied to ten carotid bifurcation of six stroke patients and the results have been compared to the results obtained from the same method implemented in C++. Visual inspections revealed similar segmentation results. The average computation time in software was 1663 ± 86 seconds, the computation time on the FPGA processor was 28 seconds yielding approximately a 60-fold speed-up which to our knowledge has been unmmatched before for this class of algorithms.

Paper Details

Date Published: 13 March 2013
PDF: 5 pages
Proc. SPIE 8669, Medical Imaging 2013: Image Processing, 86691V (13 March 2013); doi: 10.1117/12.2007231
Show Author Affiliations
André van der Avoird, BIC Design (Netherlands)
Ning Lin, BIC Design (Netherlands)
Bram van Ginneken, Radboud Univ. Nijmegen Medical Ctr. (Netherlands)
Rashindra Manniesing, Radboud Univ. Nijmegen Medical Ctr. (Netherlands)

Published in SPIE Proceedings Vol. 8669:
Medical Imaging 2013: Image Processing
Sebastien Ourselin; David R. Haynor, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?