Share Email Print

Proceedings Paper

High-speed architectures for morphological image processing
Author(s): Alexander C. P. Loui; Anastasios N. Venetsanopoulos; K. C. Smith
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

This paper presents a dual architecture for the high-speed realization of basic morphological operations. Since morphological filtering can be described as a combination of erosion and dilation, two basic building blocks are required for the realization of any morphological filter. Architectures for the two basic units, namely the erosion unit and the dilation unit, are proposed and studied in terms of cycle time, hardware complexity, and cost. These basic units are similar in structure to the systolic array architecture used in the implementation of linear digital filters. Correspondingly, the proposed units are highly modular and are suitable for efficient VLSI implementation. These basic units allow the processing of either binary or gray-scale images. They are particularly suitable for applications in robotics, where speed, size and cost are of critical importance.

Paper Details

Date Published: 1 July 1990
PDF: 12 pages
Proc. SPIE 1247, Nonlinear Image Processing, (1 July 1990); doi: 10.1117/12.19605
Show Author Affiliations
Alexander C. P. Loui, Univ. of Toronto (Canada)
Anastasios N. Venetsanopoulos, Univ. of Toronto (Canada)
K. C. Smith, Univ. of Toronto (Canada)

Published in SPIE Proceedings Vol. 1247:
Nonlinear Image Processing
Edward J. Delp, Editor(s)

© SPIE. Terms of Use
Back to Top