Share Email Print

Proceedings Paper

Performance analysis of a proposed parallel architecture for image processing applications
Author(s): Abdullah Faruque; David Yushan Fong
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

This paper presents an analytical method to measure the performance of a proposed parallel processing computer architecture for image processing applications. The main idea behind this architecture is to carry out image processing work in a highly parallel manner so that the response time is shorter. The proposed architecture keeps both the processor and the memory system as busy as possible in order to obtain faster response time and proper utilization of the hardware compared to a conventional parallel processing architecture. Our proposed architecture consists of an array of processing elements(PEs) , a system control unit(SCU), interconnection network and memory modules. Each PE contains two central processing units(CPU), one is responsible for the execution of all non-memory operations and the other is responsible for all memory operations. The overall response time of a job is faster because we divide the actual execution and the memory operation into two separate entities and carry them out concurrently. We develop an analytical method to evaluate the performance of the proposed architecture in terms of processor utilization and number of busy memory modules. We also present some image processing algorithms suitable for the proposed architecture and analyze their performance compared to the conventional system. The results we obtained indicate that our architecture provides better processor utilization, response time and memory usages compared to a conventional parallel architecture.

Paper Details

Date Published: 1 July 1990
PDF: 13 pages
Proc. SPIE 1246, Parallel Architectures for Image Processing, (1 July 1990); doi: 10.1117/12.19578
Show Author Affiliations
Abdullah Faruque, Clarkson Univ. (United States)
David Yushan Fong, Lockheed Missiles & Space Co., Inc. (United States)

Published in SPIE Proceedings Vol. 1246:
Parallel Architectures for Image Processing
Joydeep Ghosh; Colin G. Harrison, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?