Share Email Print

Proceedings Paper

Optoelectronic arrays for hybrid optical/electronic computing
Author(s): John A. Neff
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

The use of new interconnection technologies to address the interconnect problem encountered in massively parallel computing are discussed. Emphasis is given to a new approach in which the computational units are stacked in the third dimension rather than spread out horizontally on a board. The average interconnect length decreases significantly, resulting in large reduction in system power consumption due to much lower parasitic impedances. Another advantage of shorter interconnects lies in reduced interconnect delays, alleviating problems associated with memory-access/logic-cycle-time discrepancies. This three-dimensional architecture uses wafer-scale integration for each of the planes, eliminating costly and space-consuming packaging at both the chip and board levels.

Paper Details

Date Published: 1 July 1990
PDF: 11 pages
Proc. SPIE 1215, Digital Optical Computing II, (1 July 1990); doi: 10.1117/12.18049
Show Author Affiliations
John A. Neff, E. I. du Pont de Nemours & Co., Inc. (United States)

Published in SPIE Proceedings Vol. 1215:
Digital Optical Computing II
Raymond Arrathoon, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?