Share Email Print

Proceedings Paper

16 MB DRAM trench depth characterization using dome scatterometry
Author(s): Ziad R. Hatab; Steven L. Prins; John Robert McNeil; S. Sohail H. Naqvi
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

Advances in memory IC technology for dynamic random access memory (DRAM) devices have been achieved by increasing the number of memory cells occupying a certain chip area, consequently increasing memory size. Current methods of implementation include vertical topography, which relies on reducing the cell's thickness while increasing its depth in order to maintain the same capacitance of stored electrical charges. As the memory size on DRAM devices rises, memory cells have to reach deeper levels, thus making the process of measuring depth even harder. A novel metrology technique, which utilizes both 2-D diffraction analysis and multivariate statistical methods to measure deep trench depth, is discussed in this work. This technique was applied to two DRAM product wafers, and successful prediction of trench depth was obtained for both wafers with an accuracy of +/- 0.04 micrometers , or +/- 0.56% variation.

Paper Details

Date Published: 1 May 1994
PDF: 12 pages
Proc. SPIE 2196, Integrated Circuit Metrology, Inspection, and Process Control VIII, (1 May 1994); doi: 10.1117/12.174118
Show Author Affiliations
Ziad R. Hatab, Univ. of New Mexico (United States)
Steven L. Prins, Univ. of New Mexico (United States)
John Robert McNeil, Univ. of New Mexico (United States)
S. Sohail H. Naqvi, Univ. of New Mexico (United States)

Published in SPIE Proceedings Vol. 2196:
Integrated Circuit Metrology, Inspection, and Process Control VIII
Marylyn Hoy Bennett, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?