Share Email Print

Proceedings Paper

Overview of parallel processing approaches to image and video compression
Author(s): Ke Shen; Gregory W. Cook; Leah H. Jamieson; Edward J. Delp III
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

In this paper we present an overview of techniques used to implement various image and video compression algorithms using parallel processing. Approaches used can largely be divided into four areas. The first is the use of special purpose architectures designed specifically for image and video compression. An example of this is the use of an array of DSP chips to implement a version of MPEG1. The second approach is the use of VLSI techniques. These include various chip sets for JPEG and MPEG1. The third approach is algorithm driven, in which the structure of the compression algorithm describes the architecture, e.g. pyramid algorithms. The fourth approach is the implementation of algorithms on high performance parallel computers. Examples of this approach are the use of a massively parallel computer such as the MasPar MP-1 or the use of a coarse-grained machine such as the Intel Touchstone Delta.

Paper Details

Date Published: 1 May 1994
PDF: 12 pages
Proc. SPIE 2186, Image and Video Compression, (1 May 1994); doi: 10.1117/12.173920
Show Author Affiliations
Ke Shen, Purdue Univ. (United States)
Gregory W. Cook, Purdue Univ. (United States)
Leah H. Jamieson, Purdue Univ. (United States)
Edward J. Delp III, Purdue Univ. (United States)

Published in SPIE Proceedings Vol. 2186:
Image and Video Compression
Majid Rabbani; Robert J. Safranek, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?