Share Email Print

Proceedings Paper

Fault-tolerant array processor for parallel image processing
Author(s): Oleg V. Podroobny
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

Parallel image processing systems with numerous processing elements (PE), connected in local and regular net, must be fault-tolerant for better reliability and better yield when realized by VLSI technology. The fault-tolerant array processor described in this paper has a regular array of simple programmable PEs and a distributed hardware sub-system for selftesting, selfdiagnostics, and selfreconfiguration.

Paper Details

Date Published: 4 November 1993
PDF: 12 pages
Proc. SPIE 1976, High-Definition Video, (4 November 1993); doi: 10.1117/12.161483
Show Author Affiliations
Oleg V. Podroobny, Integral (Russia)

Published in SPIE Proceedings Vol. 1976:
High-Definition Video
Naohisa Ohta, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?