Share Email Print

Proceedings Paper

Statistical reliability control from an IC user's perspective
Author(s): Mark J. Berg
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

The primary cause of disc drive failures continues to be component failure of integrated circuits (ICs). A solution to the dilemma is proposed, which is described here as `statistical reliability control' (SRC). After reviewing some limitations and opportunities with the alternatives, this paper focuses on wafer level reliability (WLR) and its potential for being the most statistically significant and cost-effective way to achieve SRC `upstream,' in the IC manufacturing process. This paper briefly discusses WLR's potential as the best vehicle for studying IC failure mechanism kinetics and the relationship of critical process parameters to IC reliability, to help accelerate development of advanced wafer processes and IC packages with built-in reliability. Finally, some comments on Seagate's SRC specification and ideas for implementation and use of this type of spec by users and IC manufacturers are proposed, with the goal of at least reducing many traditional `end-of-line' reliability tests and screens that are sometimes overemphasized, at the expense of directing efforts upstream, where early detection can have the greatest impact on payback and effectiveness.

Paper Details

Date Published: 15 September 1993
PDF: 8 pages
Proc. SPIE 2090, Multilevel Interconnection: Issues That Impact Competitiveness, (15 September 1993); doi: 10.1117/12.156520
Show Author Affiliations
Mark J. Berg, Seagate Technology (United States)

Published in SPIE Proceedings Vol. 2090:
Multilevel Interconnection: Issues That Impact Competitiveness
Hoang Huy Hoang; Ron Schutz; Joseph B. Bernstein; Barbara Vasquez, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?