Share Email Print

Proceedings Paper

Design and implementation of a pixel image scanner
Author(s): Nikolaos G. Bourbakis; W. Tariq; N. Pereira
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

In this paper the design of a pixel image scanner (PIS) and its interface with two processors, the image processor (backend) and main processor is proposed. The detailed hardware logic needed for the main processor to address the 256 X 256 pixel image sensors locations, and the 64 K X 8 bit FIFO memory for buffering the digital data acquired for the PIS and which is to be made available to the backend (image) processor is presented. A two port static RAM, interfaces the two processors. The dual port RAM design is capable of generating an interrupt to the main processor in order to inform the availability of processed data. All the timing, control signals address, and data lines needed for the main processor are also discussed.

Paper Details

Date Published: 20 May 1993
PDF: 11 pages
Proc. SPIE 1901, Cameras, Scanners, and Image Acquisition Systems, (20 May 1993); doi: 10.1117/12.144787
Show Author Affiliations
Nikolaos G. Bourbakis, Binghamton Univ. (United States)
W. Tariq, Binghamton Univ. (United States)
N. Pereira, Binghamton Univ. (United States)

Published in SPIE Proceedings Vol. 1901:
Cameras, Scanners, and Image Acquisition Systems
Helen Marz; Robert L. Nielsen, Editor(s)

© SPIE. Terms of Use
Back to Top