Share Email Print

Proceedings of SPIE Volume 5756

Design and Process Integration for Microelectronic Manufacturing III
Editor(s): Lars W. Liebmann
Format Member Price Non-Member Price
Softcover $105.00 * $105.00 *

*Available as a photocopy reprint only. Allow two weeks reprinting time plus standard delivery time. No discounts or returns apply.

Volume Details

Volume Number: 5756
Date Published: 5 May 2005
Softcover: 43 papers (474) pages
ISBN: 9780819457363

Table of Contents
show all abstracts | hide all abstracts
Integrating DfM components into a cohesive design-to-silicon solution
Author(s): Lars Liebmann; Dan Maynard; Kevin McCullen; Nakgeuon Seong; Ed Buturla; Mark Lavin; Jason Hibbeler
Show Abstract
Using yield-focused design methodologies to speed time-to-market
Author(s): Marc Levitt
Show Abstract
Design process optimization, virtual prototyping of manufacturing, and foundry-portable DFM
Author(s): James Hogan; Christopher Progler; Ahmad Chatila; Bert Bruggeman; Mitchell Heins; Robert Pack; Victor Boksha
Show Abstract
Investigation of model-based physical design restrictions
Author(s): Kevin Lucas; Stanislas Baron; Jerome Belledent; Robert Boone; Amandine Borjon; Christophe Couderc; Kyle Patterson; Lionel Riviere-Cazaux; Yves Rody; Frank Sundermann; Olivier Toublan; Yorick Trouiller; Jean-Christophe Urbani; Karl Wimmer
Show Abstract
MAID: manufacturing aware IC design
Author(s): Louis K. Scheffer
Show Abstract
Design of integrated-circuit interconnects with accurate modeling of chemical-mechanical planarization
Author(s): Lei He; Andrew B. Kahng; King Ho Tam; Jinjun Xiong
Show Abstract
Optical extensions integration for a 0.314-µm<sup>2</sup> 45-nm node 6-transistor SRAM cell
Author(s): Staf Verhaegen; Axel Nackaerts; Vincent Wiaux; Eric Hendrickx; Geert Vandenberghe
Show Abstract
Manufacturing-aware design methodology for assist feature correctness
Author(s): Puneet Gupta; Andrew B. Kahng; Chul-Hong Park
Show Abstract
Geometrical analysis of product layout as a powerful tool for DFM
Author(s): Thomas Roessler; Joerg Thiele
Show Abstract
Modeling within-field gate length spatial variation for process-design co-optimization
Author(s): Paul Friedberg; Yu Cao; Jason Cain; Ruth Wang; Jan Rabaey; Costas Spanos
Show Abstract
Advanced timing analysis based on post-OPC patterning process simulations
Author(s): Jie Yang; Luigi Capodieci; Dennis Sylvester
Show Abstract
Model-based verification for first time right manufacturing
Author(s): James A. Bruce; Edward W. Conrad; Gregory J. Dick; D. John Nickel; Jacek G. Smolinski
Building an infrastructure for parametric yield analysis: concept and implementation of a DFM platform
Author(s): John Gookassian; Bob Pack; Mitch Heins; John Garcia; Hitendra Divecha; Brian Gordon; Dean Frazier; Dan White; Gurgen Lachinyan; Brian Dillon; Christophe Suzor; Anthony Adamov; Kyung-Youl Min; Sergei Bakarian; Rafik Marutyan; Victor Boksha
Show Abstract
Lithography simulation system for total CD control from design to manufacturing
Author(s): Toshiya Kotani; Hirotaka Ichikawa; Sachiko Kobayashi; Shigeki Nojima; Kyoko Izuha; Satoshi Tanaka; Soichi Inoue
Show Abstract
Assessing the impact of real world manufacturing lithography variations on post-OPC CD control
Author(s): John L. Sturtevant; J. Word; P. LaCour; J. W. Park; D. Smith
Show Abstract
Detecting focus-sensitive configurations during OPC
Author(s): Lawrence S. Melvin; James P. Shiely; Qiliang Yan
Show Abstract
DFM in practice: results of a three way partnership between a leading fabless design house, foundry, and EDA company to implement alternating-phase shift mask (Alt-PSM) on a 90-nm FPGA chip
Author(s): Chun-Chi Yu; Ming-Feng Shieh; Erick Liu; Benjamin Lin; Henry Lin; Manoj Chacko; Xiaoyang Li; Wen-Kang Lei; Jonathan Ho; Xin Wu
Show Abstract
Design rule considerations for 65-nm node contact using off axis illumination
Author(s): Scott Jessen; Mark Mason; Sean O'Brien; Mark Terry; Robert Soper; Thomas Wolf
Show Abstract
Lithography yield check for IC design
Author(s): Lynn Cai; Ting Chen
Show Abstract
Mask cost analysis via write time estimation
Author(s): Yuan Zhang; Rick Gray; Seurien Chou; Barry Rockwell; Guangming Xiao; Henry Kamberian; Rand Cottle; Alex Wolleben; Chris Progler
Device and lithography contextual mask rule generation
Author(s): Young Mog Ham; Brian Dillon; Chris Progler; Kory Goldammer; Zhiziang Jin; Gary Green; R. Scott Mackay; Hitendra Divecha; Victor Boksha; Pat Martin; Mitch Heins; Yuan Zhang; Kurt Davis; Rafik Marutyan; Karen Martirosyan; Sergei Bakarian
Show Abstract
Process centering OPC using design intent to improve yield
Author(s): Michel Cote; Alexander Miloslavsky; Robert Lugg; Michael L. Rieger; Philippe Hurat
Show Abstract
Evaluating design for manufacturing with process capability analysis
Author(s): Johannes van Wingerden; Laurent Le Cam; Manish Garg; Yuri Aksenov; Peter Dirksen
Show Abstract
Investigating a lithography strategy for diagonal routing architecture at sub-100nm technology nodes
Author(s): Song Li; Ting Chen; Santosh Shah; Ketan Joshi; Kalyan Thumaty; Narain Arora
Show Abstract
65nm OPC and design optimization by using simple electrical transistor simulation
Author(s): Yorick Trouiller; Thierry Devoivre; Jerome Belledent; Franck Foussadier; Amandine Borjon; Kyle Patterson; Kevin Lucas; Christophe Couderc; Frank Sundermann; Jean-Christophe Urbani; Stanislas Baron; Yves Rody; Jean-Damien Chapon; Franck Arnaud; Jorge Entradas
Show Abstract
Mask cost reduction and yield optimization using design intent
Author(s): Michel Cote; Alexander Miloslavsky; Philippe Hurat; Michael L. Rieger; Denis Goinard
Show Abstract
A novel design-process optimization technique based on self-consistent electrical performance evaluation
Author(s): Valery Axelrad; Andrei Shibkov; Gene Hill; Hung-Jen Lin; Cyrus Tabery; Dan White; Victor Boksha; Randy Thilmany
Show Abstract
Considerations for the use of defocus models for OPC
Author(s): John L. Sturtevant; J. A. Torres; J. Word; Y. Granik; P. LaCour
Show Abstract

© SPIE. Terms of Use
Back to Top