Share Email Print


Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing
Editor(s): John Schewel

*This item is only available on the SPIE Digital Library.

Volume Details

Volume Number: 2607
Date Published: 19 September 1995

Table of Contents
show all abstracts | hide all abstracts
Reconfigurable computing for multimedia DSP applications
Author(s): Erdogan Simsek; Abdul Wahab; Kishan Jainandunsing
Show Abstract
FPGA implementation of high-order FIR filters by requantizing the input data stream
Author(s): Chris H. Dick; Fred J. Harris
Show Abstract
Programmable real-time FIR-filter logic device
Author(s): Eduardo I. Boemo; F. Barbero; J. Faura; J. Jauregui; J. M. Meneses
Show Abstract
FFT on reconfigurable hardware
Author(s): Steven A. Guccione; Mario J. Gonzalez
Show Abstract
Highly parallel signal processing on the virtual computer
Author(s): Hoi Chow; Ayman Elnaggar; Hussein M. Alnuweiri
Show Abstract
Accelerating image filters using a custom computing machine
Author(s): A. Lynn Abbott; Peter M. Athanas; Adit D. Tarmaster
Show Abstract
ArMenX: a flexible platform for signal and image processing
Author(s): Guy Leonhard; Eric Cousin; Jean-Daniel Laisne; Jo Le Drezen; Gerald Ouvradou; Aymeric Poulain Maubant; Andre Thepaut
Show Abstract
Reconfigurable processor for a data-flow video processing system
Author(s): Edward K. Acosta; V. Michael Bove Jr.; John A. Watlington; Ross A. Yu
Show Abstract
DISC: the dynamic instruction set computer
Author(s): Michael J. Wirthlin; Brad L. Hutchings
Show Abstract
Low-cost hardware acceleration for volume visualization
Author(s): Michael Dao; Todd A. Cook; Deborah E. Silver
Show Abstract
Hardware acceleration of n-body simulations for galactic dynamics
Author(s): Todd A. Cook; Hong-Ryul Kim; Loucas Louca
Show Abstract
Design tips and experiences in using reconfigurable FLEX devices
Author(s): Peter J. Covert
Show Abstract
Circuit development using EPAC technology: an analog FPGA
Author(s): Hans W. Klein
Show Abstract
3.8-ms latency correlation tracker for active mirror control based on a reconfigurable interface to a standard workstation
Author(s): Mark Shand; Wang Wei; Goran B. Scharmer
Show Abstract
Field programmable gate arrays and reconfigurable computing
Author(s): Bradly K. Fawcett
Show Abstract
Hardware object programming on the EVC1: a reconfigurable computer
Author(s): Steve Casselman; Michael Thornburg; John Schewel
Show Abstract
FPGA implementation of polynomial evaluation algorithms
Author(s): Milos D. Ercegovac; Jean-Michel Muller; Arnaud Tisserand
Show Abstract
WILDFIRE custom configurable computer
Author(s): John T. McHenry; Robert L. Donaldson
Show Abstract
Teramac configurable custom computer
Author(s): W. Bruce Culbertson; Rick Amerson; Richard J. Carter; Philip J. Kuekes; Greg Snider
Show Abstract
Designing a partially reconfigured system
Author(s): J. D. Hadley; Brad L. Hutchings
Show Abstract
DSP acceleration using cache logic FPGAs
Author(s): Joel Rosenberg
Show Abstract

© SPIE. Terms of Use
Back to Top