Share Email Print

Proceedings of SPIE Volume 1405

5th Congress of the Brazilian Society of Microelectronics
Format Member Price Non-Member Price
Softcover $105.00 * $105.00 *

*Available as a photocopy reprint only. Allow two weeks reprinting time plus standard delivery time. No discounts or returns apply.

Volume Details

Volume Number: 1405
Date Published: 1 November 1990
Softcover: 20 papers (244) pages
ISBN: 9780819404893

Table of Contents
show all abstracts | hide all abstracts
Single defects and noise in sub-u MOSFETs
Author(s): Max J. Schulz; A. Karmann
Improvement of thermal SiO2 properties for advanced MOS technologies
Author(s): Afonso H. Costa e Silva; Yasushiro Nishioka; Carlos Leonidas Da Silva
Bidimensional simulation of MOSFETs in thermal equilibrium
Author(s): Guido Araujo; Petronio Pulino; Bernard Waldman
Smart power high-side switch technology for low-voltage automotive applications
Author(s): Marise Bafleur; J. Buxo; A. Elmoznine; P. Rossel
Technology and design of SIPOS films used as field plates for high-voltage planar devices
Author(s): D. Jaume; G. Charitat; A. Peyre-Lavigne; P. Rossel
Versatile ion implanter for submicron and 3-D device engineering
Author(s): Jerald P. Dykstra; Andy M. Ray; Robert Simonton
Hot electron launching using the AlxGa1-xAs/GaAs n-n heterojunction
Author(s): Humberto Abreu Santos; Carlos Ferreira Fernandes; Antonio Cruz Serra
VLSI layout synthesis
Author(s): Gerhard Zimmermann
Architecture and algorithm of a circuit simulator
Author(s): Norian Marranghello; Furio Damiani
State assignment algorithm for incompletely specified finite state machines
Author(s): Jose Nelson Amaral; Wagner Chiepa Cunha
Artificial neural networks: principles and VLSI implementation
Author(s): Jan Van der Spiegel; Paul Mueller; David Blackman; Christopher Donham; Ralph Etienne-Cummings; Pervez Aziz; A. Choudhury; L. Jones; J. Xin
Two case studies for Level Sensitive Scan Design methodology
Author(s): Celso F. V. Brites; Augusto C. F. Morais
Design of the datapath of a 16-bit RISC microprocessor using CMOS gate arrays technology
Author(s): Alfredo Olmos; F. Chavez; E. Aedo; A. Bernal; Edgar Charry
Hierarchical circuit extractor
Author(s): Marcos Augusto Stemmer; Ricardo A. L. Reis

© SPIE. Terms of Use
Back to Top