Share Email Print
cover

Proceedings Paper

Reconfigurable DSP ASIC embedded in real-time image processing system: design and implementation
Author(s): Gang Ou; Huihuang Chen; Huanzhang Lu
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Details

Date Published:
PDF
Proc. SPIE 2750, Digital Signal Processing Technology, ; doi: 10.1117/12.989220
Show Author Affiliations
Gang Ou, National Univ. of Defense Technology (China)
Huihuang Chen, National Univ. of Defense Technology (China)
Huanzhang Lu, National Univ. of Defense Technology (China)


Published in SPIE Proceedings Vol. 2750:
Digital Signal Processing Technology
Joseph Picone, Editor(s)

© SPIE. Terms of Use
Back to Top