Share Email Print

Proceedings Paper

The simulation on diode-clamped five-level converters common-mode voltage suppression with zero-vector PWM strategy
Author(s): Yonggao Zhang; Yanli Gao; Lizhong Long
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

More and more researchers have great concern on the issue of Common-mode voltage (CMV) in high voltage large power converter. A novel common-mode voltage suppression scheme based on zero-vector PWM strategy (ZVPWM) is present in this paper. Taking a diode-clamped five-level converter as example, the principle of zero vector PWM common-mode voltage (ZCMVPWM) suppression method is studied in detail. ZCMVPWM suppression strategy is including four important parts, which are locating the sector of reference voltage vector, locating the small triangular sub-sector of reference voltage vector, reference vector synthesis, and calculating the operating time of vector. The principles of four important pars are illustrated in detail and the corresponding MATLAB models are established. System simulation and experimental results are provided. It gives some consultation value for the development and research of multi-level converters.

Paper Details

Date Published: 8 June 2012
PDF: 5 pages
Proc. SPIE 8334, Fourth International Conference on Digital Image Processing (ICDIP 2012), 83343Z (8 June 2012); doi: 10.1117/12.968555
Show Author Affiliations
Yonggao Zhang, East China Jiaotong Univ. (China)
Yanli Gao, East China Jiaotong Univ. (China)
Lizhong Long, East China Jiaotong Univ. (China)

Published in SPIE Proceedings Vol. 8334:
Fourth International Conference on Digital Image Processing (ICDIP 2012)
Mohamed Othman; Sukumar Senthilkumar; Xie Yi, Editor(s)

© SPIE. Terms of Use
Back to Top