Share Email Print

Proceedings Paper

Novel OPC flow for the trim-mask lithography
Author(s): Yasushi Kojima; Akemi Moniwa; Tatsuya Maruyama; Manabu Ishibashi; Hironobu Taoka
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Novel Optical Proximity Correction (OPC) flow using the new compact lithography model which predicts wafer patterns formed by the trim-mask lithography has been developed. The trim-mask lithography has been indispensable to manufacture the random-logic devices using the leading-edge processes which require double patterning technology (DPT) and/or restricted/reduced design rule (RDR). It is the litho-etch-litho-etch (LELE) DPT in which a trim process, a litho-etch (LE) process, follows one or several LE processes. The trim process is used to remove redundant patterns in order to achieve the final patterns corresponding to design intent after forming periodic and lithography-friendly patterns by the preceding LE processes. In addition, it is used to form the narrow gaps between line ends1. Since the influence of both the preceding processes and the trim process on the final wafer patterns should be considered through the OPC development, it is necessary to moderate the interference between the OPC developments for the masks and to reduce the increase of required computational resources. The concept of the compact lithography model has been proposed, the results applied to random-logic designs have been shown, and effectiveness of the OPC flow has been discussed.

Paper Details

Date Published: 29 June 2012
PDF: 10 pages
Proc. SPIE 8441, Photomask and Next-Generation Lithography Mask Technology XIX, 84410I (29 June 2012); doi: 10.1117/12.964398
Show Author Affiliations
Yasushi Kojima, Renesas Electronics Corp. (Japan)
Akemi Moniwa, Renesas Electronics Corp. (Japan)
Tatsuya Maruyama, Renesas Electronics Corp. (Japan)
Manabu Ishibashi, Renesas Design Corp. (Japan)
Hironobu Taoka, Renesas Electronics Corp. (Japan)

Published in SPIE Proceedings Vol. 8441:
Photomask and Next-Generation Lithography Mask Technology XIX
Kokoro Kato, Editor(s)

© SPIE. Terms of Use
Back to Top