Share Email Print
cover

Proceedings Paper

A Simple Method To Determine Alignment Tolerance In Photolithography Process
Author(s): Wei Wu; Sunny Cheng
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

For a device manufacturer, lithography alignment tolerance vs die yield is of major concern. Often device designers will be working off a set of design rules, but the practical are not able to provide such information ahead of time. It is often necessary to obtain it through correlation of alignment keys and end product yields. How accurate these scribe grid keys correlate with the actual circuit yield can make this issue confusing. A new concept of generating this information from die yields has been evaluated with quite promising results.

Paper Details

Date Published: 20 August 1986
PDF: 4 pages
Proc. SPIE 0633, Optical Microlithography V, (20 August 1986); doi: 10.1117/12.963707
Show Author Affiliations
Wei Wu, Motorola Semiconductor Products Sector (United States)
Sunny Cheng, Motorola Semiconductor Products Sector (United States)


Published in SPIE Proceedings Vol. 0633:
Optical Microlithography V
Harry L. Stover, Editor(s)

© SPIE. Terms of Use
Back to Top