Share Email Print
cover

Proceedings Paper

InP JFET Equivalent Circuit And Negative Resistance Effects
Author(s): W. Kruppa; J. B. Boos
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

The small-signal equivalent circuit of an ion-implanted InP JFET is presented. The nominal design parameters of the JFET include a 1017 cm-3 channel doping, a channel thickness of 0.2 μm, and a gate length of 2 μm. Based on measured S-parameters, the values of fr and fmax, are 10 and 22 GHz, respectively, which are the largest measured values for an InP JFET reported to date. The output resistance is found to be less than that of a corresponding GaAs MESFET and a larger VDS has to be applied to reach its maximum value. The gate-to-drain feedback capacitance has a value between those of GaAs and InP MESFETs. Negative differential resistance, as evidenced by dc and microwave measurements, is observed in devices with a channel thickness larger than approximately 0.5 μm. This result, adjusted for possible substrate current, is shown to be consistent with the simple theory of stationary Gunn domain formation.

Paper Details

Date Published: 28 November 1989
PDF: 6 pages
Proc. SPIE 1144, 1st Intl Conf on Indium Phosphide and Related Materials for Advanced Electronic and Optical Devices, (28 November 1989); doi: 10.1117/12.962054
Show Author Affiliations
W. Kruppa, Naval Research Laboratory (United States)
J. B. Boos, Naval Research Laboratory (United States)


Published in SPIE Proceedings Vol. 1144:
1st Intl Conf on Indium Phosphide and Related Materials for Advanced Electronic and Optical Devices

© SPIE. Terms of Use
Back to Top