Share Email Print

Proceedings Paper

InP/Low-Temperature-Deposited SiO2 Interface
Author(s): P. D. Gardner; S. Y. Narayan
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

This paper describes the characteristics of the InP/low-temperature-deposited SiO2 MIS system, with emphasis on C-V hysteresis and drain current drift in InP MISFETs. The SiO2 was deposited using a low-pressure (2 Torr) Hg-assisted UV deposition system using SiH4 and N20 as source gases. Depositions were carried out at substrate temperatures of 75°C to 170°C. MIS capacitors, fabricated on n-epi/n+-InP substrates (to minimize series resistance) with Al or Ti/Pt/Au metallizations were characterized using C-V measurements. We show that long-term (16 h 300°C in H2) anneals reduces interface state density (Dit), oxide fixed charge, and C-V hysteresis. Dit values of < 1x1011 cm-2eV-1, adequate for good MISFET operation, were routinely obtained over a large portion of the bandgap. InP MISFETs with 1-μm gatelength fabricated with this oxide showed good performance at 20 GHz. C-V measurements with only positive and only negative voltage sweeps showed C-V hysteresis to be a function of both the magnitude and sign of the bias voltage. Positive bias had the largest effect (n-type capacitors). This suggests that both electron- and hole-trapping occur. C-V measurements at 300 K and 77 K show C-V hysteresis to be independent of temperature, suggesting that a mechanism such as tunneling may be responsible. Short- (100 μs) and long-term (103s) drain-current drift measurements made on ion-implanted, self-aligned-gate InP MISFETs showed drifts of ~ 5%.

Paper Details

Date Published: 28 November 1989
PDF: 16 pages
Proc. SPIE 1144, 1st Intl Conf on Indium Phosphide and Related Materials for Advanced Electronic and Optical Devices, (28 November 1989); doi: 10.1117/12.962001
Show Author Affiliations
P. D. Gardner, David Sarnoff Research Center (United States)
S. Y. Narayan, David Sarnoff Research Center (United States)

Published in SPIE Proceedings Vol. 1144:
1st Intl Conf on Indium Phosphide and Related Materials for Advanced Electronic and Optical Devices
Louis J. Messick; Rajendra Singh, Editor(s)

© SPIE. Terms of Use
Back to Top