Share Email Print

Proceedings Paper

Signal Processing Aspects Of The S-1 Multiprocessor Project
Author(s): P.Michael Farmwald; William Bryson; John L. Manferdelli
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

The S-1 family of uni-and multiprocessors is an extremely high performance but relatively inexpen-sive general purpose set of digital processing systems being developed for the most demanding National security applications. A typical S-1 system consists of from one to sixteen S-1 uniprocessors sharing up to 4 gigawords of uniformly addressed main memory. Each uniprocessor of the current (Mark IIA) generation has computational power roughly equivalent to that of a CRAY-1. In this paper, we give a general description of the S-1 Mark IIA uniprocessor and a somewhat more extensive discussion of its signal processing hardware and hardware-executed algorithms. Our focus is a discussion of the felicitous properties of the uniprocessor components that make the S-1 system a powerful general purpose digital signal processor.

Paper Details

Date Published: 24 December 1980
PDF: 8 pages
Proc. SPIE 0241, Real-Time Signal Processing III, (24 December 1980); doi: 10.1117/12.959249
Show Author Affiliations
P.Michael Farmwald, University of California (United States)
William Bryson, University of California (United States)
John L. Manferdelli, University of California (United States)

Published in SPIE Proceedings Vol. 0241:
Real-Time Signal Processing III
Tien F. Tao, Editor(s)

© SPIE. Terms of Use
Back to Top