Share Email Print
cover

Proceedings Paper

Number Theoretic Processors, Optical And Electronic
Author(s): Alan Huang; Joseph W. Goodman
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

An inner product processor is presented which is capable of performing 3.3 million inner products a second, where each vector consists of 100 elements each 20 bits wide. This is equivalent to more than 660 million 40 bit arithmetic operations a second. The latency of a particular calculation is 12.3 microseconds. The processor can be constructed entirely from 1024 by 6 bit ROMs with 300 ns cycle times and latchable inputs or outputs. Modular arithmetic is used internally; the input and output are binary. The specifications of the architecture are compatible with the stricter structural requirements needed by an optical implementation.

Paper Details

Date Published: 10 August 1979
PDF: 8 pages
Proc. SPIE 0185, Optical Processing Systems, (10 August 1979); doi: 10.1117/12.957470
Show Author Affiliations
Alan Huang, Stanford University (United States)
Joseph W. Goodman, Stanford University (United States)


Published in SPIE Proceedings Vol. 0185:
Optical Processing Systems
William T. Rhodes, Editor(s)

© SPIE. Terms of Use
Back to Top