Share Email Print
cover

Proceedings Paper

Charge-Coupled Device (CCD) Radar Signal Processors
Author(s): W. H. Bailey; L. R. Hite; P. L. Ham; J. A. McCray
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

CCD/NMOS analog sampled data signal processing technology is becoming sufficiently mature to warrant consideration for many signal processing functions. Similarly the desire for improved radar system performance has led to the development of many sophisticated radar signal processing techniques. The design and implementation of two types of CCD based radar processors are discussed in this paper. A moving target indicator capable of processing 1800 range bins of video with a 4 pole Butterworth filter characteristic has been developed for use with an AN/APS-94 radar. A.250 range bin chirp Z transform processor utilizing a CCD/NMOS integrated circuit has also been developed for the AN/PPS-5 radar.

Paper Details

Date Published: 21 September 1979
PDF: 8 pages
Proc. SPIE 0180, Real-Time Signal Processing II, (21 September 1979); doi: 10.1117/12.957333
Show Author Affiliations
W. H. Bailey, Texas Instruments Incorporated (United States)
L. R. Hite, Texas Instruments Incorporated (United States)
P. L. Ham, Texas Instruments Incorporated (United States)
J. A. McCray, USAERADCOM (United States)


Published in SPIE Proceedings Vol. 0180:
Real-Time Signal Processing II
Tien F. Tao, Editor(s)

© SPIE. Terms of Use
Back to Top