Share Email Print

Proceedings Paper

High-Speed MOS Imager And Ram Buffer System
Author(s): John E. Tanner; Thormon O Ellison
Format Member Price Non-Member Price
PDF $17.00 $21.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

A high-speed MOS imaging array prototype has been designed, fabricated, and tested. Preliminary tests of the 64 x 32 pixel device show imaging operation at more than 1000 frames per second. A 256 x 256 pixel array projected to achieve 2000 frames per second is under development. The sensor will be designed into a RAM based camcorder capable of storing 2000 frames of data. The camcorder will measure approximately 6" x 6" x 12" and contain 128Mbytes of dynamic RAM and 64 flash A/D converters. Camcorder outputs include standard video and a digital port.

Paper Details

Date Published: 23 May 1989
PDF: 11 pages
Proc. SPIE 1071, Optical Sensors and Electronic Photography, (23 May 1989); doi: 10.1117/12.952518
Show Author Affiliations
John E. Tanner, Tanner Research, Inc (United States)
Thormon O Ellison, U.S. Army Yuma Proving Ground (United States)

Published in SPIE Proceedings Vol. 1071:
Optical Sensors and Electronic Photography
Morley M. Blouke; Donald Pophal, Editor(s)

© SPIE. Terms of Use
Back to Top