Share Email Print
cover

Proceedings Paper

Memoryless Bit-Serial Processing Element For Highly Parallel Computing
Author(s): Bill Wehner
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

Simple bit-serial processors are useful in the construction of highly parallel computing architectures where thousands of individual processors may be combined to create very powerful machines. Conventional bit-serial processors are limited by several factors including a von Neumann bottleneck associated with their local memory segment, limited speed of each processor, and very high control bandwidth requirements. The memoryless Bit-Serial Pipeline (BISEP) processing element replaces the conventional local memory segment with a parallel pipeline structure through which data is piped in systolic fashion. In addition to overcoming some of the conventional processor's limitations, the BISEP architecture has higher performance then conventional processors in many applications and is more easily fabricated with some silicon technologies such as gate arrays.

Paper Details

Date Published: 17 May 1989
PDF: 9 pages
Proc. SPIE 1058, High Speed Computing II, (17 May 1989); doi: 10.1117/12.951688
Show Author Affiliations
Bill Wehner, Honeywell Systems & Research Center (United States)


Published in SPIE Proceedings Vol. 1058:
High Speed Computing II
Keith Bromley, Editor(s)

© SPIE. Terms of Use
Back to Top