Share Email Print

Proceedings Paper

System Architecture For High Speed Sorting Of Potatoes
Author(s): J. A. Marchant; C. M. Onyango; M. J. Street
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

This paper illustrates an industrial application of vision processing in which potatoes are sorted according to their size and shape at speeds of up to 40 objects per second. The result is a multi-processing approach built around the VME bus. A hardware unit has been designed and constructed to encode the boundary of the potatoes, to reducing the amount of data to be processed. A master 68000 processor is used to control this unit and to handle data transfers along the bus. Boundary data is passed to one of three 68010 slave processors each responsible for a line of potatoes across a conveyor belt. The slave processors calculate attributes such as shape, size and estimated weight of each potato and the master processor uses this data to operate the sorting mechanism. The system has been interfaced with a commercial grading machine and performance trials are now in progress.

Paper Details

Date Published: 21 March 1989
PDF: 8 pages
Proc. SPIE 1004, Automated Inspection and High-Speed Vision Architectures II, (21 March 1989); doi: 10.1117/12.948993
Show Author Affiliations
J. A. Marchant, Institute of Engineering Research (United Kingdom)
C. M. Onyango, Institute of Engineering Research (United Kingdom)
M. J. Street, Institute of Engineering Research (United Kingdom)

Published in SPIE Proceedings Vol. 1004:
Automated Inspection and High-Speed Vision Architectures II
Michael J. W. Chen, Editor(s)

© SPIE. Terms of Use
Back to Top