Share Email Print

Proceedings Paper

Data Parallelism And The Processor Farm Model For Image Processing And Synthesis On A Transputer Array
Author(s): Peter M. Dew; Han Wang
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Computational models have been introduced by Kung as a technique for specifying the usage patterns for parallel architectures. The purpose of this paper is to consider the processor farm for applications that are amenable to data parallelism and show its relationship to the computational models. The processor farm is a general abstract machine model for VLSI processor arrays based on the Communicating Sequential Processing (CSP) model of computation and is widely used to program networks of INMOS transputers. The paper reports on recent work at Leeds applying the processor farm to a range of image processing and synthesis computations.

Paper Details

Date Published: 16 December 1989
PDF: 8 pages
Proc. SPIE 0977, Real-Time Signal Processing XI, (16 December 1989); doi: 10.1117/12.948569
Show Author Affiliations
Peter M. Dew, The University (England)
Han Wang, The University (England)

Published in SPIE Proceedings Vol. 0977:
Real-Time Signal Processing XI
J. P. Letellier, Editor(s)

© SPIE. Terms of Use
Back to Top