Proceedings PaperLithography Limited Yield Analysis
|Format||Member Price||Non-Member Price|
A computer program has been developed for calculating statistical layout design rules for integrated circuits. The program also calculates the sampling plan required to verify the confidence levels of alignment and circuit element dimensions at develop inspection. The inherent speed and computational accuracy of the computer offers the user a choice of confidence levels depending upon circuit configuration and critical alignments in the process. Finally, the program calculates overall circuit yields as a function of lithography limited margin violations.